

Claims

- 1 1. A method of determining a forced gating function for at least one of a plurality of
2 clocked state-holding elements, wherein said forced gating function compares the
3 input and output of said at least one element, the method comprising: simulating the
4 performance of the element for different implementation conditions; measuring the
5 performance of the element for each condition, and determining the implementation
6 of the forced gating function in dependence on said measured performances.
- 1 2. The method according to claim 1 wherein the step of simulating the performance of
2 the element for different conditions further comprises simulating the performance
3 for different types of comparison operation.
- 1 3. The method according to claim 1 wherein the different types of comparison
2 operation comprise an XOR operation, an OR operation and a NAND operation.
- 1 4. The method according to claim 1 wherein the step of simulating the performance of
2 the element for different conditions further comprises grouping the elements and
3 simulating the performance for different group sizes.
- 1 5. The method according to claim 4 wherein the different group sizes include group
2 sizes in the range of from 1 to 8.
- 1 6. The method according to claim 1 wherein the implementation of the forced gating
2 function for each element is determined by the measured performance for all
3 elements.
- 1 7. The method according to claim 4 further comprising the step of determining the best
2 group size.
- 1 8. The method according to claim 7 further comprising the steps of, for each group size
2 in turn, determining the best comparison type for each element, summing the
3 measured performance for each group size for all elements, comparing the total

4 measured performance for each group size, and selecting the group size with the
5 highest measured performance.

1 9. The method according to claim 8, further comprising the step of selecting the
2 comparison type for each element.

1 10. The method according to claim 9 further comprising the step of selecting for each
2 element for the selected group size, the comparison type having the highest
3 measured performance.

1 11. The method according to claim 10 wherein the measured performance of each
2 comparison type is compared to a threshold, wherein if the measured performance is
3 below said threshold it is determined that no comparison operation is appropriate
4 for that element.

1 12. The method according to claim 11 wherein each measured performance corresponds
2 to a score, and the threshold is a zero value.

1 13. The method according to claim 11 wherein elements associated with a measured
2 performance below the threshold are not associated with a gating function.

1 14. The method according to claim 11 wherein elements associated with a measured
2 performance above the threshold are associated with a gating function.

1 15. The method according to claim 11 wherein elements having selected comparison
2 types are grouped into groups of appropriate size.

1 16. The method according to claim 9 wherein a gate is created for each comparison type.

1 17. The method according to claim 10 wherein the gates of each group are combined.

1 18. The method according to claim 17 wherein combined gates comprise a gating
2 expression for each element in the group.

1 19. The method according to claim 1, wherein the step of simulating the performance of
2 the element for different conditions further comprises simulating the performance
3 for a full-cycle clock gate and a half-cycle clock gate.

1 20. The method according to claim 19 further comprising selecting between a full-cycle
2 clock gate and a half cycle clock gate, wherein the half-cycle clock gate is selected if
3 such gate fulfills the timing requirements of a design.

1 21. A computer program product comprising a computer program code for determining
2 a forced gating function for at least one of a plurality of clocked state-holding
3 elements, wherein said forced gating function compares the input and output of said
4 at least one element, the method comprising: simulating the performance of the
5 element for different implementation conditions; measuring the performance of the
6 element for each condition, and determining the implementation of the forced gating
7 function in dependence on said measured performances.

1 22. An apparatus for determining a forced gating function for at least one of a plurality
2 of clocked state-holding elements, wherein said forced gating function compares the
3 input and output of said at least one element, the apparatus comprising: means for
4 simulating the performance of the element for different implementation conditions;
5 means for measuring the performance of the element for each condition; and means
6 for determining the implementation of the forced gating function in dependence on
7 said measured performances.

1 23. The apparatus according to claim 22 wherein the means for simulating the
2 performance of the element for different conditions further comprises at least one
3 means for simulating the performance for different types of comparison operation
4 and means for grouping the elements and simulating the performance for different
5 group sizes elements.

1 24. The apparatus according to claim 22 further comprising means for determining the
2 forced gating function for each element in dependence on the measured performance
3 for all elements.

1 25. The apparatus according to claim 22 further comprising means for simulating the
2 performance of each element for different conditions, said simulating means further
3 comprising means for simulating the performance for a full-cycle clock gate and a
4 half-cycle clock gate.

1 26. The apparatus according to claim 25 further comprising means for selecting between
2 a full-cycle clock gate and a half cycle clock gate, wherein a half-cycle clock gate is
3 selected if such gate fulfills the timing requirements of a design.

1 27. A computer system comprising an apparatus for determining a forced gating
2 function for at least one of a plurality of clocked state-holding elements, wherein said
3 forced gating function compares the input and output of said at least one element,
4 the apparatus comprising: means for simulating the performance of the element for
5 different implementation conditions; means for measuring the performance of the
6 element for each condition; and means for determining the implementation of the
7 forced gating function in dependence on said measured performances.